
## Distributed and Autonomous Electronic Systems, EDAS **Enabling Technologies for**

E.Beyne J.Poortmans







## Requirements for High Density Interconnect and Assembly technologies

## Drivers from IC technology roadmaps

- High I/O density (more I/O's on smaller area)
- New materials: Cu/low k
- High speed (digital & rf), high power
- Integration enables "System on chip", SOC


## Drivers from System roadmaps

- Divergence among Si-technologies: high density logic (CMOS), Memory, Analog, rf, MEMS,....
- Systems consist of many non-silicon components: Passives, Displays, sensors, antennas, connectors, ...
- ⑤ "System-in-a-Package", SIP = Multiple components on a high density interconnect substrate, realizing a (sub)-system function

SOC or SIP? Because of SOC, (sub)systems may be miniaturised to the scale of a SIP package

# Miniaturisation of Electronic Systems

imec



**Enabling Technologies:** 

■ Si-integration: SOC

High Density Interconnection technologies

SIP – "System-in-a-package"

्टC Confidential

# Positioning EDAS in R&D HDIP

### IMEC core competences

- □ Thin film lithography
- □ Planar technology
- □ Wafer level processing
- □ "IC-centric"approach

Associated lab Gent: "PCB-centric" interconnect


and assembly technology Interconnect & packaging needs are key element IMEC/MCP Strategic R&D Programs :


M4, Human++, heterogeneous integration, Power systems


### Therefore:

- □ Baseline technology : low temperature "multilayer thin film technology"
- □ High density chip interconnects: ultra-fine pitch wire bonding
  & flip chip bumping & assembly
- □ 3D-integration: stacking of SIP and bare die










## Advanced Wire bonding

LE LE




### AB 339 Eagle

- 138 kHz US generator
- •Ultra Fine Pitch Bonding (down to 30μm)
  - •Au & Cu Wire capable tailless bumping


FirstName LastName - Activity / Group

## WLP-IIAP with ASM Pacific:

- Fine pitch, down to 40 µm, Au and Cu wire bonding to Cu/low k chips
- Direct wire bonding to organic-coated Cu pads
- ⑤ Use of SAM organic protective coating key to bonding success



IMEC Confidential




IMEC Confidential

FirstName LastName - Activity / Group

© imec 2002

## "Flip chip" technologies



### LE LE

# Flip Chip Technology Strategy

Under-bump metallurgy,UBM:(barrier + solderable layer)

- □ Electrolytic plating 3µm Cu / 3µm Ni + solder
- Electroless plating 3μm Ni:P / 150 nm Au
- □ PVD : diffusion barier + non reactive seed layer

Chip I/O-pitch > 200 µm :

Solder bumping by screen printing solder paste

Chip I/O-pitch < 200 µm:

Electroplated solder bumps :

□ Baseline: Eutectic SnPb


□ lead-free solder: Sn(Cu), SnAg(Cu), AuSn

Thin film redistribution to larger pitches

Prototyping, small series :


- □ Stud bumps realised using ball bonding equipment:
- Au thermo-compression or adhesive bonding
- Cu stud bumps with solder joining

**IMEC** Confidential






FirstName LastName - Activity / Group



### Wafer Level Pad Redistribution for flip chip and wafer level CSP Electroplated Ni (UBM) Preform solder ball Solder balls >300 μm **Electroplated Cu Electroplated Au** Wafer level CSP Dielectric (BCB) Cu/low K interconnect Chip passivation Cu bond pad Si wafer Electroplated solder bump Flip chip redistribution **Electroplated Ni (UBM)** Solder balls <100 μm Electroplated Cu **BCB Dielectric** Cu/low K interconnect Chip passivation Cu bond pad mec

## Wafer level CSP with compliant layer below the solder ball

in equal to the second second



By FEM modeling







IMEC Confidential

FirstName LastName - Activity / Group © imec 2002

Silicone bumps Photo-defined

## Bump metallization (non optimised design)










IMEC Confidential

# Thin film Interposer technology








Thin film Redistribution process on on laminate substrate






60 µm flip chip bump pitch

on AISi substrate

IMEC Confidential

FirstName LastName - Activity / Group



## High Density Thin Film Interconnects for Digital Applications

### Technology

mec

- □ Substrates : 150 mm Ø, Si, glass, ceramic, high Tg laminate or metal.
- □ BCB spin-on photosensitive dielectric layers
- □ Cu lines, 3-5μm thick, down to 10μm wide lines & spaces
- Metal finish top surface : Cu/Ni/Au
- $\scriptstyle\square$  Power & ground layers : 2  $\mu$ m thick Al


□ Integrated decoupling capacitors (0.75 nF/mm²)


### Design:

□ "Manhattan" style X-Y

routing,

Automated design methodology







MEC Confidential

i

© imec 2002 | Fi

## Thin Film Digital Multi-chip Modules






FirstName LastName - Activity / Group

IMEC Confidential

7



# **Current Electronic systems**



High component count & Large variety of technologies

Majority of components: passives

Many non-silicon components: displays, key-pad, connectors ...


ii.

# Multilayer Thin Film with Integrated Passives

mec

### Main features


- **■** Coplanar lines
- Electroplated Cu lines (3-5 μm)
- Resistors : TaN (25 \(\Omega/\D)\),
- Ti(O)N (0.5-1 kΩ/□)
- Capacitors: Ta<sub>2</sub>O<sub>5</sub> (0.72 nF/mm²)
  & BCB (5 pF/ mm²)
- Inductors: up to 50 nH, Q: 30-150
- Flip chip IC interconnections
- Antenna integration







## Multilayer thin film with integrated passives






# Multilayer thin film with integrated

imer.


### passives



9th order 5.2 GHz Low Pass filter




bandpass filter 5.2 GHz




3-5 GHz Balun

4-6 GHz rat race coupler




dividers 7±0.5 GHz Wilkinson power



Lange coupler 11-15 GHz









## Single Package 5 GHz RF receiver front-end

## Second order band pass filter

mec





Measured 2nd order BPF performance:

- Insertion loss: 2.4 dB
  - Bandwidth: 215 MHz
- Center frequency: 5.2 GHz

Size: 2.3 mm x 1.4 mm


FirstName LastName - Activity / Group

IMEC Confidential

# Multilayer thin film with integrated passives


Circuit implementations examples

mec










Multiband cell phone Amplifier






FirstName LastName - Activity / Group










....EC Confidential



# WLAN rf-front end with integrated







## Rf-MCM-D roadmap

- Further increase of the integration density:
- Downscaling critical device down to dimensions to 5 μm minimal feature sizes.
- Different substrates :
- Technology on Si-wafers: high-R Si or using specific wafer preparation to avoid substrate losses
- □ Technology on active CMOS Si-wafers: above-IC processing
- Integrated passives on laminate interposer substrates
- Antenna integration : up to mm wavelengths
- integration rf-MEMS : Rf-MCM\_D+


IMEC Confidential

© imec 2002 | FirstName LastName - Activity / Group

Shunt switch

32

# Multilayer Thin Film with Integrated Passives and rf-MEMS




# Multilayer Thin Film with Integrated Passives and rf-MEMS


Bridge Integration of rf-MEMS devices: rf-MCM-D+ Addition: Ground IMEC Confidential "large" C FirstName LastName - Activity / Group © imec 2002 in e

### Rf-MEMS roadmap




- Optimisation rf-MEMS switches
- Higher Con/Coff capacitance ratio
- Avoidance of sticking during operating live by optimised design and material choice
- Solutions for Shunt and series switches
- rf-MCM-D+
- Integration of the rf-MEMS switches in the IMEC rf-MCM-D technology and design library
- Investigation feasibility integration FBAR devices
- Process compatibility with rf-MCM-D technology
- Based on Device needs and market requirements
  - Active tuning of the FBAR filter characteristics






# Miniature, Autonomous Systems




# 3D fully integrated microwave radio


Rf module "flip-chip" mounted on a digital module

Size: 7x7 mm





Rf chip "flip-chip" mounted on rfintegrated passives substrate



High density laminate with SMD passives on top side and Digital Base band chip on Bottom side




FirstName LastName - Activity / Group

© imec 2002

IMEC Confidential


<u>Å</u>



### 3D- MCM-D

# Ultra Thin Chip Stacking (UTCS)


Very thin die (10 μm), embedded in a MCM-D multilayer structure





# Wafer thinning : 200 mm wafer thinned to 50 μm by WSI

in the second se



FirstName LastName - Activity / Group

© imec 2002

IMEC Confidential

Light Market

substrate and electrically connected to that substrate Example of a 15  $\mu m$  thin Si-die, transferred to a host

FirstName LastName - Activity / Group

© imec 2002

IMEC Confidential

43

High Density Interconnection and Packaging Research 是 連 連



## High Density Interconnections 2002 Industrial Partners in Packaging and

Alcatel-Bell, Alcatel-SEL, Alcatel-Space, AMIs, ASM-Pacific, ATMEL, Barco, Bosch, Dane-Elec, Dow Corning, Eltek, Emerson&Cuming, Fiat, Fillfactory, Freudenberg-Mectec, Infineon, Kodak, Matsushita, Motorola, National Semiconductor, Nexx, Nokia, Philips, Rood, Sensornite-Epig, Sony, SST, Microelectronics, Unitron, Xenics Septentrio, Siemens Dematic,